PATENT ABSTRACTS OF JAPAN

(11) Publication number : **09-213893**

(43)Date of publication of application: 15.08.1997

(51)Int.Cl. **H01L 27/04**

H01L 21/822


H01L 21/8238

H01L 27/092

(21)Application number: 08-020159 (71)Applicant: NEC CORP

(22) Date of filing: **06.02.1996** (72) Inventor: **OHASHI IKUO**

(54) **SEMICONDUCTOR DEVICE**



(57)Abstract:

PROBLEM TO BE SOLVED: To prevent the operation of a parasitic transistor by having a first switch which connects the gate terminal of a power MOSFET with the gate terminal of a first MOSFET.

SOLUTION: This semiconductor device is composed of the Nch MOSFET 20 of a first MOSFET, the pch MOSFET 18 being the second MOSFET to serve as a first switch to control the operation of the Nch MOSFET 20, and a resistor connected in series to this. When the Nch MOSFET 20 is turned on, the area between the base and the emitter of a parasitic NPN transistor 24 short-circuits, in which the n board 21 to become the output of a power MOSFET 12 is a collector, a p type semiconductor layer 22 connected to a GND terminal 16 is a base, and an n semiconductor layer 23 connected to an input terminal 3 is an emitter. Even if the voltage of the input signal source 9 is not more than the voltage of the GND terminal 16, the potential difference between the base and the emitter can be made smaller than the operation voltage (about 0.7V) between the base and the emitter of the parasitic NPN transistor 24, and the operation of the parasitic NPN transistor 24 can be avoided.

LEGAL STATUS

[Date of request for examination]

06.02.1996

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3036423

[Date of registration] 25.02.2000

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The source of an input signal which generates an input signal, and the power metal-oxide semiconductor field effect transistor which considers a semiconductor substrate as an output and controls supply of the current to a load, The control circuit which controls actuation of this power metal-oxide semiconductor field effect transistor, and the GND terminal which is a different conductivity type from said semi-conductor substrate, and was prepared in the 1st semi-conductor layer joined to said semi-conductor substrate, Are the same conductivity type as said semi-conductor substrate, and it has the input terminal prepared in the 2nd semi-conductor layer joined to said 1st semi-conductor layer. In the semiconductor device with which the parasitic transistor by which the emitter terminal was connected to said 2nd semi-conductor layer, the collector terminal was connected to said semi-conductor substrate, and the base terminal was connected to said 1st semi-conductor layer into said control circuit exists The 1st MOSFET which a drain terminal is connected to said input terminal, and a source terminal is connected to said GND terminal, and is said semi-conductor substrate and isomorphism channel, The semiconductor device characterized by having the 1st switch which connects the gate terminal of said power metal-oxide semiconductor field effect transistor, and the gate terminal of said 1st MOSFET

when the electrical-potential-difference value in said input terminal is a low level. [Claim 2] It is the semiconductor device characterized by being the 2nd MOSFET which is the channel of the conductivity type with which said 1st switch differs from said 1st MOSFET in a semiconductor device according to claim 1. [Claim 3] The semiconductor device characterized by having the current control circuit which controls the current which flows to said control circuit in a semiconductor device according to claim 1 or 2.

[Claim 4] The source of an input signal which generates an input signal, and the power metal-oxide semiconductor field effect transistor which considers a semiconductor substrate as an output and controls supply of the current to a load, The control circuit which controls actuation of this power metal-oxide semiconductor field effect transistor, and the GND terminal which is a different conductivity type from said semi-conductor substrate, and was prepared in the 1st semi-conductor layer joined to said semi-conductor substrate, Are the same conductivity type as said semi-conductor substrate, and it has the input terminal prepared in the 2nd semi-conductor layer joined to said 1st semi-conductor layer. In the semiconductor device with which the parasitic transistor by which the emitter terminal was connected to said 2nd semi-conductor layer, the collector terminal was connected to said semi-conductor substrate, and the base terminal was connected to said 1st semi-conductor layer into said control circuit exists The semiconductor device characterized by having the 3rd MOSFET by which the drain terminal was connected to said input terminal, the source terminal was connected to said 2nd semi-conductor layer, and the gate terminal was connected to said GND terminal between said 2nd semi-conductor layer and said input terminals.

[Claim 5] The semiconductor device characterized by having the 4th MOSFET by which the drain terminal was connected to the output stage of said control circuit, and the source terminal was connected to said GND terminal in the semiconductor device according to claim 4, and the 2nd switch which connects the gate terminal of said power metal-oxide semiconductor field effect transistor,

and the gate terminal of said 4th MOSFET when the electrical-potentialdifference value in said input terminal is a low level.

[Claim 6] It is the semiconductor device characterized by being the 5th MOSFET which is the channel of the conductivity type with which said 2nd switch differs from said semi-conductor substrate in a semiconductor device according to claim 5.

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] Especially this invention relates to Power MOSIC about a semiconductor device.

[0002]

[Description of the Prior Art] Drawing 6 is the circuit diagram showing the example of 1 configuration of the conventional semiconductor device.

[0003] The source 9 of an input signal where this conventional example generates an input signal as shown in drawing 6, The current-limiting resistance 10 which restricts the current which flows to equipment, a power source 13, and

a load 14, The power metal-oxide semiconductor field effect transistor 12 which controls supply of the current to a load 14, and reference diode 25, It consists of diode 26 and a control circuit 17 which controls actuation of power metal-oxide semiconductor field effect transistor 12. In a control circuit 17 Resistance 1 and reference diode 2 which were connected to juxtaposition between the input terminal 3 and the GND terminal 16, Resistance 4 and 5 and the comparator 6 which compares the electrical-potential-difference value in which the partial pressure was carried out by resistance 4 and 5, PchMOSFET7 and NchMOSFET8 as which the output from a comparator 6 is inputted into a gate terminal. One side is connected to the drain terminal of PchMOSFET7 and NchMOSFET8. Parasitism NPN transistor 24 by which the resistance 11 to which another side was connected to the gate terminal of power metal-oxide semiconductor field effect transistor 12 was formed, and the base terminal was connected to the GND terminal 16, the emitter terminal was connected to the input terminal 3, and the collector terminal was connected to the output terminal 15 exists.

[0004] Drawing 7 is the sectional view showing the structure of the semiconductor device shown in drawing 6.

[0005] This conventional example consists of an N+ substrate 21 used as the output of power metal-oxide semiconductor field effect transistor 12, a P-semi-conductor layer 22 joined on the N+ substrate 21, and an N-semi-conductor layer 23 which is joined on P-semi-conductor layer 22 and has the control circuit 17, as shown in drawing 7.

[0006] Below, actuation of the semiconductor device constituted as mentioned above is explained.

[0007] Drawing 8 is drawing for explaining actuation of the semiconductor device shown in drawing 6 and drawing 7, and drawing showing the electrical-potential-difference value in the electrical potential difference of a signal and input terminal 3 with which (a) is outputted from the source 9 of an input signal, drawing in which (b) shows the output voltage of a comparator 6, drawing in which (c)

shows the gate voltage of power metal-oxide semiconductor field effect transistor 12, and (d) are drawings showing the electrical-potential-difference value and current value in an output terminal 15.

[0008] If the electrical potential difference outputted from the source 9 of an input signal rises and the partial pressure electrical-potential-difference value of resistance 4 and 5 exceeds the constant voltage of reference diode 2 (t1), the output of a comparator 6 will serve as a low level.

[0009] Then, PchMOSFET7 will be in an ON state, and NchMOSFET8 will be in an OFF state.

[0010] By this, a charge will be accumulated in the gate of power metal-oxide semiconductor field effect transistor 12, power metal-oxide semiconductor field effect transistor 12 will be in an ON state, and a current flows for a load 14. [0011] Next, if the electrical potential difference outputted from the source 9 of an input signal falls and the partial pressure electrical-potential-difference value of resistance 4 and 5 becomes below the constant voltage of reference diode 2 (t2), the output of a comparator 6 will become high-level.

[0012] Then, PchMOSFET7 will be in an OFF state, and NchMOSFET8 will be in an ON state.

[0013] The charge accumulated in the gate of power metal-oxide semiconductor field effect transistor 12 discharges by this, and power metal-oxide semiconductor field effect transistor 12 changes to the OFF state.

[0014] And if the electrical potential difference of an output terminal 15 rises and the electrical potential difference of an output terminal 15 exceeds the constant-voltage value of reference diode 25 by the reactance component of a load 14, it will pass along reference diode 25, diode 26, and resistance 11, and a current will flow to an input terminal 3 from the GND terminal 16 from NchMOSFET8, or the drain of PchMOSFET7.

[0015] Thereby, bias of the gate voltage of power metal-oxide semiconductor field effect transistor 12 is carried out succeedingly, and the so-called dynamic clamp actuation to which a current flows to power metal-oxide semiconductor

field effect transistor 12 by this bias is performed. [0016]

[Problem(s) to be Solved by the Invention] However, in the conventional semiconductor device which was mentioned above, when the electrical potential difference of an input terminal 3 becomes lower than the electrical potential difference of the GND terminal 16, parasitism NPN transistor 24 operates and there is a trouble that a current will flow from an output terminal 15 to an input terminal 3, and equipment will be damaged.

[0017] Namely, as shown in drawing 7, it sets for the above-mentioned conventional example. Since the N+ substrate 21 is the structure where the base and N-semi-conductor layer 23 serve as [parasitism NPN transistor 24 / a collector and P-semi-conductor layer 22] an emitter, where an electrical potential difference is impressed to an output terminal 15 If the electrical potential difference in an input terminal 3 becomes lower than the electrical potential difference in the GND terminal 16 and a current flows [the difference] from the GND terminal 16 to an input terminal 3 exceeding the electrical potential difference between base emitters, parasitism NPN transistor 24 will operate. [0018] When the high electrical potential difference (for example, 70V) is especially impressed to the output terminal 15 like [at the time of dynamic clamp actuation], it becomes second breakdown peculiar to a bipolar transistor, and becomes easy to generate breakage of equipment.

[0019] Then, the equipment which prevents breakage of a semiconductor device to JP,5-58583,A is indicated.

[0020] Drawing 9 is the block diagram showing the outline of the equipment indicated by JP,5-58583,A.

[0021] This equipment makes it flow through MOSFET31 by the secondary breakdown, when high MOSFET31 of threshold voltage VT is connected between the input terminal 3 and the GND terminal 16, static electricity is impressed to an input terminal 3 and the electrical potential difference between an input terminal 3 and the GND terminal 16 exceeds threshold voltage VT

(about [This example 20-25] V), as shown in drawing 9.

[0022] However, since the trouble in the semiconductor device shown in drawing 6 is breakage of the equipment generated when parasitism NPN transistor 24 operates when the electrical potential difference of an input terminal 3 is lower than the electrical potential difference of the GND terminal 16, the well-known example shown in drawing 9 does not make semantics.

[0023] Moreover, there is Supply Terminal Protection of "Reverse-Voltage Protection Methods for CMOSCircuits" (IEEE JOURNAL Vol24, Feb.1989) as other well-known examples.

[0024] Drawing 10 is the block diagram showing the outline of the equipment indicated by "Reverse-Voltage Protection Methods for CMOS Circuits" (IEEE JOURNAL Vol24, Feb.1989), and drawing 11 is the sectional view showing the structure of the equipment shown in drawing 10.

[0025] This equipment is what connected PchMOSFET34 between VDD32 and the N substrate 33 as shown in drawing 10 and drawing 11, and it prevents a short-circuit current flowing through the parasitism diode 35 at the time of VDD<VSS.

[0026] However, in the semiconductor device shown in drawing 6, since the current-limiting resistance 10 is inserted, even if it inputs VDD32 and replaces VSS with GND, the cure which prevents a short-circuit current is unnecessary. Moreover, if power metal-oxide semiconductor field effect transistor is carried in the equipment shown in drawing 10 and drawing 11, since it will become the power metal-oxide semiconductor field effect transistor of a high proof-pressure horizontal type to it, on resistance becomes large and (they are about 1.5 times for example, by 70V pressure-proofing) is unsuitable.

[0027] This invention is made in view of the trouble which a Prior art which was mentioned above has, and aims at offering the semiconductor device which can prevent breakage of the equipment generated when a parasitic transistor operates.

[0028]

[Means for Solving the Problem] The source of an input signal where this invention generates an input signal in order to attain the above-mentioned purpose, The power metal-oxide semiconductor field effect transistor which considers a semi-conductor substrate as an output and controls supply of the current to a load, The control circuit which controls actuation of this power metaloxide semiconductor field effect transistor, and the GND terminal which is a different conductivity type from said semi-conductor substrate, and was prepared in the 1st semi-conductor layer joined to said semi-conductor substrate, Are the same conductivity type as said semi-conductor substrate, and it has the input terminal prepared in the 2nd semi-conductor layer joined to said 1st semiconductor layer. In the semiconductor device with which the parasitic transistor by which the emitter terminal was connected to said 2nd semi-conductor layer, the collector terminal was connected to said semi-conductor substrate, and the base terminal was connected to said 1st semi-conductor layer into said control circuit exists The 1st MOSFET which a drain terminal is connected to said input terminal, and a source terminal is connected to said GND terminal, and is said semi-conductor substrate and isomorphism channel, When the electricalpotential-difference value in said input terminal is a low level, it is characterized by having the 1st switch which connects the gate terminal of said power metaloxide semiconductor field effect transistor, and the gate terminal of said 1st MOSFET.

[0029] Moreover, said 1st switch is characterized by being the 2nd MOSFET which is the channel of a different conductivity type from said 1st MOSFET. [0030] Moreover, it is characterized by having the current control circuit which controls the current which flows to said control circuit.

[0031] Moreover, the source of an input signal which generates an input signal and power metal-oxide semiconductor field effect transistor which considers a semi-conductor substrate as an output and controls supply of the current to a load, The control circuit which controls actuation of this power metal-oxide semiconductor field effect transistor, and the GND terminal which is a different

conductivity type from said semi-conductor substrate, and was prepared in the 1st semi-conductor layer joined to said semi-conductor substrate, Are the same conductivity type as said semi-conductor substrate, and it has the input terminal prepared in the 2nd semi-conductor layer joined to said 1st semi-conductor layer. In the semiconductor device with which the parasitic transistor by which the emitter terminal was connected to said 2nd semi-conductor layer, the collector terminal was connected to said semi-conductor substrate, and the base terminal was connected to said 1st semi-conductor layer into said control circuit exists It is characterized by having the 3rd MOSFET by which the drain terminal was connected to said input terminal, the source terminal was connected to said 2nd semi-conductor layer, and the gate terminal was connected to said GND terminal between said 2nd semi-conductor layer and said input terminals.

[0032] Moreover, it is characterized by having the 4th MOSFET by which the drain terminal was connected to the output stage of said control circuit, and the source terminal was connected to said GND terminal, and the 2nd switch which connects the gate terminal of said power metal-oxide semiconductor field effect transistor, and the gate terminal of said 4th MOSFET when the electrical-potential-difference value in said input terminal is a low level.

[0033] Moreover, said 2nd switch is characterized by being the 5th MOSFET which is the channel of a different conductivity type from said semi-conductor substrate.

[0034] (Operation) In this invention constituted as mentioned above, since the 1st MOSFET will be in an ON state by actuation of the 1st switch and between the base emitters of a parasitic transistor connects too hastily by that cause in case the charge accumulated in power metal-oxide semiconductor field effect transistor discharges, a parasitic transistor does not operate.

[0035] Moreover, since the 3rd MOSFET will be in an OFF state when the source electrical potential difference of the 3rd MOSFET falls and a difference with gate voltage becomes threshold voltage, the emitter electrical potential difference of a parasitic transistor does not become lower than a base electrical potential

difference, and a parasitic transistor does not operate. [0036]

[Embodiment of the Invention] Below, the gestalt of operation of this invention is explained with reference to a drawing.

[0037] (Gestalt of the 1st operation) Drawing 1 is the circuit diagram showing the gestalt of operation of the 1st of the semiconductor device of this invention, and drawing 2 is the sectional view showing the structure of the semiconductor device shown in drawing 1.

[0038] The source 9 of an input signal where this gestalt generates an input signal as shown in drawing 1 , The current-limiting resistance 10 which restricts the current which flows to equipment, a power source 13, and a load 14. The power metal-oxide semiconductor field effect transistor 12 which controls supply of the current to a load 14, and reference diode 25, Diode 26 and the control circuit 17 which controls actuation of power metal-oxide semiconductor field effect transistor 12, NchMOSFET20 which is the 1st MOSFET connected to juxtaposition between the input terminal 3 of a control circuit 17, and the GND terminal 16, PchMOSFET18 which is the 2nd MOSFET used as the 1st switch which controls actuation of NchMOSFET20, It consists of resistance 19 connected to PchMOSFET18 and a serial. In a control circuit 17 Resistance 1 and reference diode 2 which were connected to juxtaposition between the input terminal 3 and the GND terminal 16, Resistance 4 and 5 and the comparator 6 which compares the electrical-potential-difference value in which the partial pressure was carried out by resistance 4 and 5, PchMOSFET7 and NchMOSFET8 as which the output from a comparator 6 is inputted into a gate terminal, One side is connected to the drain terminal of PchMOSFET7 and NchMOSFET8. Parasitism NPN transistor 24 by which the resistance 11 to which another side was connected to the gate terminal of power metal-oxide semiconductor field effect transistor 12 was formed, and the base terminal was connected to the GND terminal 16, the emitter terminal was connected to the input terminal 3, and the collector terminal was connected to the output terminal

15 exists. In addition, in NchMOSFET20, a gate terminal is connected to the GND terminal 16 through resistance 19, a source terminal is connected to the GND terminal 16, the drain terminal is connected to the input terminal 3, in PchMOSFET18, a gate terminal is connected to an input terminal 3, a drain terminal is connected to the gate terminal of NchMOSFET20, and the source terminal is connected to the gate terminal of power metal-oxide semiconductor field effect transistor 12.

[0039] In the semiconductor device constituted as mentioned above, the electrical-potential-difference value by which reference voltage was generated, was inputted by resistance 1 and reference diode 2 from this reference voltage and input terminal 3, and the partial pressure was carried out by resistance 4 and 5 with them is compared in the comparator 6.

[0040] Moreover, the N+ substrate 21 which serves as an output of power metal-oxide semiconductor field effect transistor 12 as this gestalt is shown in drawing 2, P-semi-conductor layer 22 which is the 1st semi-conductor layer joined on the N+ substrate 21, It is joined on P-semi-conductor layer 22, and consists of N-semi-conductor layers 23 which are the 2nd semi-conductor layer which has the control circuit 17, and on the N+ substrate 21, an input terminal 3 is formed on N-semi-conductor layer 23, and the GND terminal 16 is formed for the output terminal 15 on P-semi-conductor layer 22, respectively.

[0041] Below, actuation of the semiconductor device constituted as mentioned above is explained.

[0042] If the electrical potential difference outputted from the source 9 of an input signal rises and the partial pressure electrical-potential-difference value of resistance 4 and 5 exceeds the constant voltage of reference diode 2, the output of a comparator 6 will serve as a low level.

[0043] Then, PchMOSFET7 will be in an ON state, and NchMOSFET8 will be in an OFF state.

[0044] By this, a charge will be accumulated in the gate of power metal-oxide semiconductor field effect transistor 12, power metal-oxide semiconductor field

effect transistor 12 will be in an ON state, and a current flows for a load 14, an output terminal 15, and the GND terminal 16 from a power source 13.

[0045] Next, if the electrical potential difference outputted from the source 9 of an input signal falls and the partial pressure electrical-potential-difference value of resistance 4 and 5 becomes below the constant voltage of reference diode 2, the output of a comparator 6 will become high-level.

[0046] Then, PchMOSFET7 will be in an OFF state, and NchMOSFET8 will be in an ON state.

[0047] Although the charge accumulated in the gate of power metal-oxide semiconductor field effect transistor 12 begins to discharge by this, in this case, PchMOSFET18 will be in an ON state, thereby, an electrical potential difference will be impressed to resistance 19, and NchMOSFET20 will be in an ON state. [0048] By this, as shown in drawing 2, the N+ substrate 21 used as the output of power metal-oxide semiconductor field effect transistor 12 is used as a collector. Will use as the base P-semi-conductor layer 22 connected to the GND terminal 16, and between the base emitters of parasitism NPN transistor 24 used as an emitter will short-circuit N-semi-conductor layer 23 connected to the input terminal 3. Since the electrical potential difference in the source 9 of an input signal can make the electrical-potential-difference difference between base emitters smaller than the operating voltage between base emitters of parasitism NPN transistor 24 (about 0.7 V) also in a case of below [the electrical potential difference in the GND terminal 16], Actuation of parasitism NPN transistor 24 is avoided.

[0049] Next, if the gate voltage of power metal-oxide semiconductor field effect transistor 12 falls, the electrical potential difference in an output terminal 15 will rise, it will pass along between reference diode 25, diode 26, resistance 11, and the drain source of PchMOSFET7, and a current will flow for an input terminal 3 or PchMOSFET18, resistance 19, and the GND terminal 16.

[0050] PchMOSFET18 will be in an ON state and NchMOSFET20 will be in an ON state, and when the electrical potential difference in an output terminal 15 is

high, it can prevent parasitism NPN transistor 24 operating, until the energy accumulated in the reactance of a load 14 is emitted and the electrical potential difference in an output terminal 15 falls, since bias of the gate of power metaloxide semiconductor field effect transistor 12 is carried out by this current. [0051] (Gestalt of the 2nd operation) Drawing 3 is the circuit diagram showing the gestalt of operation of the 2nd of the semiconductor device of this invention. [0052] The source 9 of an input signal where this gestalt generates an input signal as shown in drawing 3 , A power source 13, a load 14, and the power metal-oxide semiconductor field effect transistor 12 that controls supply of the current to a load 14. It consists of PchMOSFET(s)27 which are the 3rd MOSFET connected between the control circuit 17 which controls actuation of power metal-oxide semiconductor field effect transistor 12, and the source 9 of an input signal and a control circuit 17. Resistance 1 and reference diode 2 which were connected to juxtaposition between the source terminal of PchMOSFET27, and the GND terminal 16 in the control circuit 17, Resistance 4 and 5 and the comparator 6 which compares the electrical-potential-difference value in which the partial pressure was carried out by resistance 4 and 5, PchMOSFET7 and NchMOSFET8 as which the output from a comparator 6 is inputted into a gate terminal, One side is connected to the drain terminal of PchMOSFET7 and NchMOSFET8. The resistance 11 to which another side was connected to the gate terminal of power metal-oxide semiconductor field effect transistor 12 is formed. Moreover, parasitism NPN transistor 24 by which the base terminal was connected to the GND terminal 16, the emitter terminal was connected to the source terminal of PchMOSFET27, and the collector terminal was connected to the output terminal 15 exists. In addition, in PchMOSFET27, a gate terminal is connected to the GND terminal 16, a source terminal is connected to a control circuit 17, and the drain terminal is connected to the input terminal 3. [0053] Below, actuation of the semiconductor device constituted as mentioned above is explained.

[0054] If PchMOSFET27 will be in an ON state and the electrical potential

difference in the source 9 of an input signal will rise further, if the electrical potential difference in the source 9 of an input signal rises and the sum of the diode voltage between the drain sources of PchMOSFET27 (about 0.7 V) and threshold voltage (about 1 V) is exceeded, and it becomes high-level, a charge will be accumulated in the gate of power metal-oxide semiconductor field effect transistor 12 by actuation of a control circuit 17, and power metal-oxide semiconductor field effect transistor 12 will be in an ON state.

[0055] Next, if the electrical potential difference of the source 9 of an input signal falls and it becomes below an electrical potential difference in the GND terminal 16, the charge accumulated in the gate of power metal-oxide semiconductor field effect transistor 12 will flow into an input terminal 3 out of PchMOSFET27 to which bias of the gate is carried out through resistance 11 and the diode between the drain sources of PchMOSFET7.

[0056] Drawing 4 is drawing for explaining actuation of the semiconductor device shown in drawing 3, and drawing showing an electrical-potential-difference value [in / in (a) / an input terminal 3], drawing in which (b) shows the source electrical potential difference of PchMOSFET27, and (c) are drawings showing the electrical-potential-difference value and current value in an output terminal 15. [0057] When the source electrical potential difference of PchMOSFET27 reaches the low level of a control circuit 17, and the high-level judgment electrical potential difference VIHL, NchMOSFET8 will be in an ON state, the source electrical potential difference of PchMOSFET27 turns into about 0 electrical potential differences, and a control circuit 17 stops operating thereby. [0058] Therefore, if the charge with which NchMOSFET8 was accumulated in the gate of power metal-oxide semiconductor field effect transistor 12 in the unstable condition of calling it an OFF state discharges and discharge is completed, power metal-oxide semiconductor field effect transistor 12 will be in an OFF state. [0059] Although the source electrical potential difference of PchMOSFET27 falls gradually at this time, since PchMOSFET27 will be in an OFF state with threshold voltage (about 1 V), it does not become below an electrical potential

difference in the GND terminal 16. Therefore, parasitism NPN transistor 24 does not operate.

[0060] If a current flows to PchMOSFET27 until the charge accumulated in the gate of power metal-oxide semiconductor field effect transistor 12 when the electrical potential difference in the source 9 of an input signal turned into below the electrical potential difference in the GND terminal 16 in this gestalt discharges and discharge is completed as explained above, and discharge is completed, since it will become actuation that a current does not flow, a parasitic transistor does not operate.

[0061] (Gestalt of the 3rd operation) Drawing 5 is the circuit diagram showing the gestalt of operation of the 3rd of the semiconductor device of this invention. [0062] The source 9 of an input signal where this gestalt generates an input signal as shown in drawing 5, A power source 13, a load 14, and the power metal-oxide semiconductor field effect transistor 12 that controls supply of the current to a load 14, The control circuit 17 which controls actuation of power metal-oxide semiconductor field effect transistor 12, and NchMOSFET30 which is the 4th MOSFET connected to the output stage of a control circuit 17, PchMOSFET28 which is the 5th MOSFET used as the 2nd switch which controls actuation of NchMOSFET30, It consists of resistance 29 connected to PchMOSFET28 and a serial, and PchMOSFET27 connected between the source 9 of an input signal, and the control circuit 17. In a control circuit 17 Resistance 1 and reference diode 2 which were connected to juxtaposition between the source terminal of PchMOSFET27, and the GND terminal 16, Resistance 4 and 5 and the comparator 6 which compares the electrical-potential-difference value in which the partial pressure was carried out by resistance 4 and 5, PchMOSFET7 and NchMOSFET8 as which the output from a comparator 6 is inputted into a gate terminal, One side is connected to the drain terminal of PchMOSFET7 and NchMOSFET8. The resistance 11 to which another side was connected to the gate terminal of power metal-oxide semiconductor field effect transistor 12 is formed. Moreover, parasitism NPN transistor 24 by which the base terminal was

connected to the GND terminal 16, the emitter terminal was connected to the source terminal of PchMOSFET27, and the collector terminal was connected to the output terminal 15 exists. In addition, in NchMOSFET30, a gate terminal is connected to the GND terminal 16 through resistance 29, a source terminal is connected to the GND terminal 16, the drain terminal is connected to the drain terminal of PchMOSFET7 and NchMOSFET8, in PchMOSFET28, a gate terminal is connected to an input terminal 3, a drain terminal is connected to the gate terminal of NchMOSFET30, and the source terminal is connected to the gate terminal of power metal-oxide semiconductor field effect transistor 12. [0063] Below, actuation of the semiconductor device constituted as mentioned above is explained.

[0064] If the electrical potential difference in the source 9 of an input signal turns into below the electrical potential difference in the GND terminal 16, PchMOSFET28 will be in an ON state and, thereby, NchMOSFET30 will be in an ON state.

[0065] And the charge accumulated in the gate of power metal-oxide semiconductor field effect transistor 12 discharges through resistance 11 and NchMOSFET30.

[0066] Therefore, since the electrical potential difference between the gate sources of PchMOSFET27 is set to about 0 while a control circuit 17 does not serve as unstable actuation but being turned off, a current will not flow to PchMOSFET27.

[0067] Therefore, even when the signal outputted from the source 9 of an input signal is based on other semiconductor devices with little drive capacity etc., the high-speed turn-off time can be secured.

[0068] In addition, in the gestalt of operation mentioned above, although the circuit where a parasitism NPN transistor exists using Nch power metal-oxide semiconductor field effect transistor was explained, when a parasitism PNP transistor exists using PchMOSFET, the same effectiveness can be raised by setting NchMOSFET and PchMOSFET28 to NchMOSFET and setting

[PchMOSFET18 / NchMOSFET and NchMOSFET20] NchMOSFET30 to PchMOSFET for PchMOSFET and PchMOSFET27.
[0069]

[Effect of the Invention] Since this invention is constituted as explained above, it does so effectiveness which is indicated below.

[0070] In case the charge accumulated in claims 1-3 in the thing of a publication at power metal-oxide semiconductor field effect transistor discharges, the 1st MOSFET can be in an ON state by actuation of the 1st switch, it can write by that cause as the configuration which between the base emitters of a parasitic transistor short-circuits, a parasitic transistor cannot operate, and breakage of a semiconductor device can be prevented.

[0071] In a thing given in claims 4 and 5, when the source electrical potential difference of the 3rd MOSFET falls and a difference with gate voltage becomes threshold voltage, it writes as the configuration in which the 3rd MOSFET will be in an OFF state, the emitter electrical potential difference of a parasitic transistor does not become lower than a base electrical potential difference, and a parasitic transistor does not operate. Thereby, breakage of the semiconductor device generated by actuation of a parasitic transistor can be prevented.

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the circuit diagram showing the gestalt of operation of the 1st of the semiconductor device of this invention.

[Drawing 2] It is the sectional view showing the structure of the semiconductor device shown in drawing 1.

[Drawing 3] It is the circuit diagram showing the gestalt of operation of the 2nd of the semiconductor device of this invention.

[Drawing 4] It is drawing for explaining actuation of the semiconductor device shown in drawing 3, and drawing showing an electrical-potential-difference value [in / in (a) / an input terminal], drawing in which (b) shows the source electrical potential difference of PchMOSFET, and (c) are drawings showing the electrical-potential-difference value and current value in an output terminal.

[Drawing 5] It is the circuit diagram showing the gestalt of operation of the 3rd of the semiconductor device of this invention.

[Drawing 6] It is the circuit diagram showing the example of 1 configuration of the conventional semiconductor device.

[Drawing 7] It is the sectional view showing the structure of the semiconductor device shown in drawing 6.

[Drawing 8] It is drawing for explaining actuation of the semiconductor device shown in drawing 6 and drawing 7, and drawing showing the electrical-potential-difference value in the electrical potential difference of a signal and input terminal 3 with which (a) is outputted from the source 9 of an input signal, drawing in which (b) shows the output voltage of a comparator 6, drawing in which (c) shows the gate voltage of power metal-oxide semiconductor field effect transistor 12, and (d) are drawings showing the electrical-potential-difference value and current value in an output terminal 15.

[Drawing 9] It is the block diagram showing the outline of the equipment indicated by JP,5-58583,A.

[Drawing 10] It is the block diagram showing the outline of the equipment indicated by "Reverse-Voltage Protection Methods for CMOS Circuits" (IEEE JOURNALVol24, Feb. 1989).

[Drawing 11] It is the sectional view showing the structure of the equipment shown in drawing 10.

[Description of Notations]

- 1, 4, 5, 11, 19, 29 Resistance
- 2 25 Reference diode
- 3 Input Terminal
- 6 Comparator
- 7,18,27,28,34 PchMOSFET
- 8,20,30 NchMOSFET
- 9 Source of Input Signal
- 10 Current-Limiting Resistance
- 12 Power Metal-oxide Semiconductor Field Effect Transistor
- 13 Power Source
- 14 Load
- 15 Output Terminal
- 16 GND Terminal
- 17 Control Circuit
- 21 N+ Substrate
- 22 P-Semi-conductor Layer
- 23 N-Semi-conductor Layer
- 24 Parasitism NPN Transistor
- 26 Diode

[Translation done.]


* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.


- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DRAWINGS


.....




[Drawing 2]




[Drawing 3]





[Drawing 4]







[Drawing 6]








[Drawing 7]





[Translation done.]

(19) 日本国特許庁 (JP) (12) 公開特許公報 (A)

(11)特許出願公開番号

特開平9-213893

(43)公開日 平成9年(1997)8月15日

(51) Int.Cl. ⁶		識別記号	庁内整理番号	FΙ			技術表示箇所
H01L	27/04			H01L	27/04	F	
	21/822				27/08	3 2 1 H	
	21/8238						
	27/092						

審査請求有 請求項の数6 〇L (全10頁)

	(21)出願番号	特願平8-20159	(71)出願人	000004237
--	----------	------------	---------	-----------

日本電気株式会社 (22)出願日 平成8年(1996)2月6日 東京都港区芝五丁目7番1号

> (72)発明者 大橋 郁夫 東京都港区芝五丁目7番1号 日本電気株

> > 式会社内


(74)代理人 弁理士 若林 忠

(54) 【発明の名称】 半導体装置

(57)【要約】

【課題】 入力端子の電圧がGND端子の電圧よりも低 くなると、寄生NPNトランジスタが動作し、出力端子 から入力端子に電流が流れて装置が破損してしまう。

【解決手段】 パワーMOSFETに蓄積された電荷が 放電される際、PchMOSFET18の動作によりNch MOSFET20がオン状態となり、それにより、寄生 NPNトランジスタ24のベース・エミッタ間が短絡さ れ、寄生NPNトランジスタ24の動作が回避される。



【特許請求の範囲】

【請求項1】 入力信号を発生させる入力信号源と、 半導体基板を出力とし、負荷への電流の供給を制御する パワーMOSFETと、

該パワーMOSFETの動作を制御する制御回路と、前記半導体基板と異なる導電型であり、前記半導体基板と接合された第1の半導体層に設けられたGND端子と、

前記半導体基板と同じ導電型であり、前記第1の半導体層に接合された第2の半導体層に設けられた入力端子と を有し、

前記制御回路内に、エミッタ端子が前記第2の半導体層に接続され、コレクタ端子が前記半導体基板に接続され、ベース端子が前記第1の半導体層に接続された寄生トランジスタが存在する半導体装置において、

ドレイン端子が前記入力端子に接続され、ソース端子が前記GND端子に接続され、前記半導体基板と同型チャネルである第1のMOSFETと、

前記入力端子における電圧値がローレベルの時に、前記パワーMOSFETのゲート端子と前記第1のMOSFETのゲート端子とを接続する第1のスイッチとを有することを特徴とする半導体装置。

【請求項2】 請求項1に記載の半導体装置において、前記第1のスイッチは、前記第1のMOSFETと異なる導電型のチャネルである第2のMOSFETであることを特徴とする半導体装置。

【請求項3】 請求項1または請求項2に記載の半導体装置において、

前記制御回路に流れる電流を制御する電流制御回路を有することを特徴とする半導体装置。

【請求項4】 入力信号を発生させる入力信号源と、 半導体基板を出力とし、負荷への電流の供給を制御する パワーMOSFETと、

該パワーMOSFETの動作を制御する制御回路と、前記半導体基板と異なる導電型であり、前記半導体基板と接合された第1の半導体層に設けられたGND端子と、

前記半導体基板と同じ導電型であり、前記第1の半導体層に接合された第2の半導体層に設けられた入力端子とを有し、

前記制御回路内に、エミッタ端子が前記第2の半導体層に接続され、コレクタ端子が前記半導体基板に接続され、ベース端子が前記第1の半導体層に接続された寄生トランジスタが存在する半導体装置において、

前記第2の半導体層と前記入力端子との間に、ドレイン端子が前記入力端子に接続され、ソース端子が前記第2の半導体層に接続され、ゲート端子が前記GND端子に接続された第3のMOSFETを有することを特徴とする半導体装置。

【請求項5】 請求項4に記載の半導体装置において、

ドレイン端子が前記制御回路の出力段に接続され、ソース端子が前記GND端子に接続された第4のMOSFE Tと、

前記入力端子における電圧値がローレベルの時に、前記パワーMOSFETのゲート端子と前記第4のMOSFETのゲート端子とを接続する第2のスイッチとを有することを特徴とする半導体装置。

【請求項6】 請求項5に記載の半導体装置において、前記第2のスイッチは、前記半導体基板と異なる導電型のチャネルである第5のMOSFETであることを特徴とする半導体装置。

【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明は、半導体装置に関し、特に、パワーMOSICに関する。

[0002]

【従来の技術】図6は、従来の半導体装置の一構成例を 示す回路図である。

【0003】本従来例は図6に示すように、入力信号を 発生させる入力信号源9と、装置に流れる電流を制限す る電流制限抵抗10と、電源13と、負荷14と、負荷 14への電流の供給を制御するパワーMOSFET12 と、定電圧ダイオード25と、ダイオード26と、パワ -MOSFET12の動作を制御する制御回路17とか ら構成されており、制御回路17には、入力端子3とG ND端子16との間に並列に接続された抵抗1及び定電 圧ダイオード2と、抵抗4,5と、抵抗4,5によって 分圧された電圧値を比較するコンパレータ6と、コンパ レータ6からの出力がゲート端子に入力されるPchMO SFET7及びNchMOSFET8と、一方がPchMO SFET7及びNchMOSFET8のドレイン端子に接 続され、他方がパワーMOSFET12のゲート端子に 接続された抵抗11とが設けられ、また、ベース端子が GND端子16に接続され、エミッタ端子が入力端子3 に接続され、コレクタ端子が出力端子15に接続された 寄生NPNトランジスタ24が存在している。

【0004】図7は、図6に示した半導体装置の構造を示す断面図である。

【0005】本従来例は図7に示すように、パワーMOSFET12の出力となるN+基板21と、N+基板21上に接合されたP-半導体層22と、P-半導体層22上に接合され、制御回路17を有しているN-半導体層23とから構成されている。

【0006】以下に、上記のように構成された半導体装置の動作について説明する。

【0007】図8は、図6及び図7に示した半導体装置の動作を説明するための図であり、(a)は入力信号源9から出力される信号の電圧及び入力端子3における電圧値を示す図、(b)はコンパレータ6の出力電圧を示す図、(c)はパワーMOSFET12のゲート電圧を

示す図、(d)は出力端子15における電圧値及び電流値を示す図である。

【0008】入力信号源9から出力される電圧が上昇し、抵抗4,5の分圧電圧値が定電圧ダイオード2の定電圧を越えると(t1)、コンパレータ6の出力がローレベルとなる。

【0009】すると、PchMOSFET7がオン状態となり、また、NchMOSFET8がオフ状態となる。

【0010】これにより、パワーMOSFET12のゲートに電荷が蓄積され、パワーMOSFET12がオン状態となり、負荷14に電流が流れる。

【0011】次に、入力信号源9から出力される電圧が下がり、抵抗4,5の分圧電圧値が定電圧ダイオード2の定電圧以下になると(12)、コンパレータ6の出力がハイレベルとなる。

【0012】すると、PchMOSFET7がオフ状態となり、また、NchMOSFET8がオン状態となる。

【0013】これにより、パワーMOSFET12のゲートに蓄積された電荷が放電され、パワーMOSFET12がオフ状態に遷移していく。

【0014】そして、負荷14のリアクタンス成分により、出力端子15の電圧が上昇し、出力端子15の電圧が定電圧ダイオード25の定電圧値を越えると、定電圧ダイオード25、ダイオード26及び抵抗11を通り、NchMOSFET8からGND端子16あるいはPchMOSFET7のドレインから入力端子3に電流が流れる

【0015】これにより、パワーMOSFET12のゲート電圧が引き続きバイアスされ、このバイアスによりパワーMOSFET12に電流が流れるいわゆるダイナミッククランプ動作が行われる。

[0016]

【発明が解決しようとする課題】しかしながら、上述したような従来の半導体装置においては、入力端子3の電圧がGND端子16の電圧よりも低くなると、寄生NPNトランジスタ24が動作し、出力端子15から入力端子3に電流が流れて装置が破損してしまうという問題点がある。

【0017】すなわち、図7に示すように、上記従来例においては、寄生NPNトランジスタ24が、N+基板21がコレクタ、P-半導体層22がベース、N-半導体層23がエミッタとなる構造であるため、出力端子15に電圧が印加された状態で、入力端子3における電圧がGND端子16における電圧よりも低くなり、その差がベース・エミッタ間電圧を越えてGND端子16から入力端子3に電流が流れると、寄生NPNトランジスタ24が動作してしまう。

【0018】特に、ダイナミッククランプ動作時のよう に高い電圧(例えば70V)が出力端子15に印加され ている場合には、バイポーラトランジスタ特有の二次降 伏となり、装置の破損が発生しやすくなってしまう。

【0019】そこで、特開平5-58583号公報に半 導体装置の破損を防ぐ装置が開示されている。

【0020】図9は、特開平5-58583号公報に開示された装置の概略を示すブロック図である。

【0021】本装置は図9に示すように、入力端子3と GND端子16との間にスレッショルド電圧 $V_{\rm I}$ の高い MOSFET31が接続されており、入力端子3に静電気が印加された場合に、入力端子3とGND端子16との間の電圧がスレッショルド電圧 $V_{\rm I}$ (本例では20~25V程度)を越えると、二次ブレークダウンによりMOSFET31を導通させるものである。

【0022】しかしながら、図6に示した半導体装置における問題点は、入力端子3の電圧がGND端子16の電圧より低い時に寄生NPNトランジスタ24が動作することにより発生する装置の破損であるため、図9に示した公知例は意味をなさない。

【0023】また、他の公知例として、「Reverse-Voltage Protection Methods for CMOSCircuits」(IEEE JOURNAL Vol24, Feb. 1989)のSupply Terminal Protectionがある。

【0024】図10は、「Reverse-Voltage Protection Methods for CMOS Circuits」(IEEE JOURNAL Vol24,Feb.1989) に開示された装置の概略を示すブロック図であり、図11は、図10に示した装置の構造を示す断面図である。

【0025】本装置は図10及び図11に示すように、 $V_{DD}32$ とN基板33との間にPchMOSFET34を接続したもので、 V_{DD} < V_{SS} 時に寄生ダイオード35を介して短絡電流が流れることを防ぐものである。

【0026】しかしながら、図6に示した半導体装置においては、電流制限抵抗10が挿入されているため、 $V_{DD}32$ を入力、 V_{SS} をGNDと置き換えても短絡電流を防ぐ対策は不要である。また、図10及び図11に示した装置に、パワーMOSFETを搭載すると、高耐圧横型のパワーMOSFETになるため、オン抵抗が大きくなり(例えば70V耐圧で1.5倍程度)不適当である。

【 0 0 2 7 】本発明は、上述したような従来の技術が有する問題点に鑑みてなされたものであって、寄生トランジスタが動作することにより発生する装置の破損を防ぐことができる半導体装置を提供することを目的とする。 【 0 0 2 8 】

【課題を解決するための手段】上記目的を達成するために本発明は、入力信号を発生させる入力信号源と、半導体基板を出力とし、負荷への電流の供給を制御するパワーMOSFETと、該パワーMOSFETの動作を制御する制御回路と、前記半導体基板と異なる導電型であり、前記半導体基板と接合された第1の半導体層に設けられたGND端子と、前記半導体基板と同じ導電型であ

り、前記第1の半導体層に接合された第2の半導体層に 設けられた入力端子とを有し、前記制御回路内に、エミッタ端子が前記第2の半導体層に接続され、コレクタ端子が前記半導体基板に接続され、ベース端子が前記第1の半導体層に接続された寄生トランジスタが存在する半導体装置において、ドレイン端子が前記入力端子に接続され、前記半導体基板と同型チャネルである第1のMOSFETと、前記入力端子における電圧値がローレベルの時に、前記パワーMOSFETのゲート端子と前記第1のMOSFETのゲート端子とを接続する第1のスイッチとを有することを特徴とする。

【0029】また、前記第1のスイッチは、前記第1の MOSFETと異なる導電型のチャネルである第2のM OSFETであることを特徴とする。

【0030】また、前記制御回路に流れる電流を制御する電流制御回路を有することを特徴とする。

【0031】また、入力信号を発生させる入力信号源 と、半導体基板を出力とし、負荷への電流の供給を制御 するパワーMOSFETと、該パワーMOSFETの動 作を制御する制御回路と、前記半導体基板と異なる導電 型であり、前記半導体基板と接合された第1の半導体層 に設けられたGND端子と、前記半導体基板と同じ導電 型であり、前記第1の半導体層に接合された第2の半導 体層に設けられた入力端子とを有し、前記制御回路内 に、エミッタ端子が前記第2の半導体層に接続され、コ レクタ端子が前記半導体基板に接続され、ベース端子が 前記第1の半導体層に接続された寄生トランジスタが存 在する半導体装置において、前記第2の半導体層と前記 入力端子との間に、ドレイン端子が前記入力端子に接続 され、ソース端子が前記第2の半導体層に接続され、ゲ ート端子が前記GND端子に接続された第3のMOSF ETを有することを特徴とする。

【0032】また、ドレイン端子が前記制御回路の出力段に接続され、ソース端子が前記GND端子に接続された第4のMOSFETと、前記入力端子における電圧値がローレベルの時に、前記パワーMOSFETのゲート端子と前記第4のMOSFETのゲート端子とを接続する第2のスイッチとを有することを特徴とする。

【0033】また、前記第2のスイッチは、前記半導体 基板と異なる導電型のチャネルである第5のMOSFE Tであることを特徴とする。

【0034】(作用)上記のように構成された本発明においては、パワーMOSFETに蓄積された電荷が放電される際、第1のスイッチの動作により第1のMOSFETがオン状態となり、それにより、寄生トランジスタのベース・エミッタ間が短絡されるので、寄生トランジスタが動作することはない。

【0035】また、第3のMOSFETのソース電圧が下がってゲート電圧との差がスレッショルド電圧となっ

たときに第3のMOSFETがオフ状態となるので、寄生トランジスタのエミッタ電圧がベース電圧よりも低くなることはなく、寄生トランジスタが動作することはない。

[0036]

【発明の実施の形態】以下に、本発明の実施の形態について図面を参照して説明する。

【0037】(第1の実施の形態)図1は、本発明の半 導体装置の第1の実施の形態を示す回路図であり、図2 は、図1に示した半導体装置の構造を示す断面図であ る

【0038】本形態は図1に示すように、入力信号を発 生させる入力信号源9と、装置に流れる電流を制限する 電流制限抵抗10と、電源13と、負荷14と、負荷1 4への電流の供給を制御するパワーMOSFET12 と、定電圧ダイオード25と、ダイオード26と、パワ -MOSFET12の動作を制御する制御回路17と、 制御回路17の入力端子3とGND端子16間に並列に 接続された第1のMOSFETであるNchMOSFET 20と、NchMOSFET20の動作を制御する第1の スイッチとなる第2のMOSFETであるPchMOSF ET18と、PchMOSFET18と直列に接続された 抵抗19とから構成されており、制御回路17には、入 力端子3とGND端子16との間に並列に接続された抵 抗1及び定電圧ダイオード2と、抵抗4,5と、抵抗 4,5によって分圧された電圧値を比較するコンパレー 夕6と、コンパレータ6からの出力がゲート端子に入力 されるPchMOSFET7及びNchMOSFET8と、 一方がPchMOSFET7及びNchMOSFET8のド レイン端子に接続され、他方がパワーMOSFET12 のゲート端子に接続された抵抗11とが設けられ、ま た、ベース端子がGND端子16に接続され、エミッタ 端子が入力端子3に接続され、コレクタ端子が出力端子 15に接続された寄生NPNトランジスタ24が存在し ている。なお、NchMOSFET20においては、ゲー ト端子が抵抗19を介してGND端子16に接続され、 ソース端子がGND端子16に接続され、ドレイン端子 が入力端子3に接続されており、PchMOSFET18 においては、ゲート端子が入力端子3に接続され、ドレ イン端子がNchMOSFET20のゲート端子に接続さ れ、ソース端子がパワーMOSFET12のゲート端子 に接続されている。

【0039】上記のように構成された半導体装置においては、抵抗1と定電圧ダイオード2とによって基準電圧が生成され、この基準電圧と入力端子3から入力されて抵抗4,5で分圧された電圧値とがコンパレータ6において比較されている。

【0040】また、本形態は図2に示すように、パワー MOSFET12の出力となる N^{+} 基板21と、 N^{+} 基板 21上に接合された第1の半導体層である P^{-} 半導体層

22と、P⁻半導体層22上に接合され、制御回路17を有している第2の半導体層であるN⁻半導体層23とから構成されており、出力端子15はN⁺基板21上に、入力端子3はN⁻半導体層23上に、GND端子16はP⁻半導体層22上にそれぞれ設けられている。

【0041】以下に、上記のように構成された半導体装置の動作について説明する。

【0042】入力信号源9から出力される電圧が上昇し、抵抗4,5の分圧電圧値が定電圧ダイオード2の定電圧を越えると、コンパレータ6の出力がローレベルとなる。

【0043】すると、PchMOSFET7がオン状態となり、また、NchMOSFET8がオフ状態となる。

【0044】これにより、パワーMOSFET12のゲートに電荷が蓄積され、パワーMOSFET12がオン状態となり、電源13から負荷14、出力端子15及びGND端子16に電流が流れる。

【0045】次に、入力信号源9から出力される電圧が下がり、抵抗4,5の分圧電圧値が定電圧ダイオード2の定電圧以下になると、コンパレータ6の出力がハイレベルとなる。

【0046】すると、PchMOSFET7がオフ状態となり、また、NchMOSFET8がオン状態となる。

【0047】これにより、パワーMOSFET12のゲートに蓄積された電荷が放電され始めるが、この際、PchMOSFET18がオン状態となり、それにより、抵抗19に電圧が印加されてNchMOSFET20がオン状態となる。

【0048】これにより、図2に示すように、パワーM OSFET12の出力となるN+基板21をコレクタとし、GND端子16に接続されているP-半導体層22をベースとし、入力端子3に接続されているN-半導体層23をエミッタとする寄生NPNトランジスタ24のベース・エミッタ間が短絡されることとなり、入力信号源9における電圧がGND端子16における電圧以下の場合でも、ベース・エミッタ間の電圧差を寄生NPNトランジスタ24のベース・エミッタ間動作電圧(約0.7V)よりも小さくすることができるため、寄生NPNトランジスタ24の動作が回避される。

【0049】次に、パワーMOSFET12のゲート電圧が下がると、出力端子15における電圧が上昇し、定電圧ダイオード25、ダイオード26、抵抗11及びPchMOSFET7のドレイン・ソース間を通って、入力端子3あるいはPchMOSFET18、抵抗19及びGND端子<math>16に電流が流れる。

【0050】この電流によりパワーMOSFET12の ゲートがバイアスされるため、負荷14のリアクタンス に蓄積されていたエネルギーが放出され、出力端子15 における電圧が下がるまで、PchMOSFET18がオ ン状態、すなわちNchMOSFET20がオン状態とな り、出力端子15における電圧が高い時に寄生NPNトランジスタ24が動作することを防ぐことができる。

【0051】(第2の実施の形態)図3は、本発明の半導体装置の第2の実施の形態を示す回路図である。

【0052】本形態は図3に示すように、入力信号を発 生させる入力信号源9と、電源13と、負荷14と、負 荷14への電流の供給を制御するパワーMOSFET1 2と、パワーMOSFET12の動作を制御する制御回 路17と、入力信号源9と制御回路17との間に接続さ れた第3のMOSFETであるPchMOSFET27と から構成されており、制御回路17には、PchMOSF ET27のソース端子とGND端子16との間に並列に 接続された抵抗1及び定電圧ダイオード2と、抵抗4, 5と、抵抗4,5によって分圧された電圧値を比較する コンパレータ6と、コンパレータ6からの出力がゲート 端子に入力されるPchMOSFET7及びNchMOSF ET8と、一方がPchMOSFET7及びNchMOSF ET8のドレイン端子に接続され、他方がパワーMOS FET12のゲート端子に接続された抵抗11とが設け られ、また、ベース端子がGND端子16に接続され、 エミッタ端子がPchMOSFET27のソース端子に接 続され、コレクタ端子が出力端子15に接続された寄生 NPNトランジスタ24が存在している。なお、PchM OSFET27においては、ゲート端子がGND端子1 6に接続され、ソース端子が制御回路17に接続され、 ドレイン端子が入力端子3に接続されている。

【0053】以下に、上記のように構成された半導体装置の動作について説明する。

【0054】入力信号源9における電圧が上昇し、Pch MOSFET27のドレイン・ソース間ダイオード電圧 (約0.7V)とスレッショルド電圧 (約1V)との和を越えると、PchMOSFET27がオン状態となり、さらに入力信号源9における電圧が上昇し、ハイレベルとなると制御回路17の動作により、パワーMOSFET12のゲートに電荷が蓄積され、パワーMOSFET12がオン状態となる。

【0055】次に、入力信号源9の電圧が下がり、GND端子16における電圧以下になると、パワーMOSFET12のゲートに蓄積された電荷が、抵抗11及びPchMOSFET7のドレイン・ソース間ダイオードを経て、ゲートがバイアスされているPchMOSFET27から入力端子3に流れ出す。

【0056】図4は、図3に示した半導体装置の動作を説明するための図であり、(a)は入力端子3における電圧値を示す図、(b)はPchMOSFET27のソース電圧を示す図、(c)は出力端子15における電圧値及び電流値を示す図である。

【 0057 】 PchMOSFET27のソース電圧が、制御回路17のローレベル・ハイレベルの判定電圧 V_{IHL} に達すると、NchMOSFET8がオン状態となり、こ

れにより、PchMOSFET27のソース電圧がほぼ零電圧となり、制御回路17が動作しなくなる。

【0058】したがって、NchMOSFET8がオフ状態という不安定な状態においてパワーMOSFET12のゲートに蓄積された電荷が放電し、放電が完了すると、パワーMOSFET12はオフ状態となる。

【0059】この時、PchMOSFET27のソース電圧は、徐々に下がってくるが、スレッショルド電圧(約1V)にてPchMOSFET27がオフ状態となるため、GND端子16における電圧以下にはならない。したがって、寄生NPNトランジスタ24が動作することはない。

【0060】以上説明したように本形態においては、入力信号源9における電圧がGND端子16における電圧以下になると、パワーMOSFET12のゲートに蓄積された電荷が放電し、放電が完了するまでPchMOSFET27に電流が流れ、放電が完了すると、電流が流れないという動作となるため、寄生トランジスタが動作することはない。

【0061】(第3の実施の形態)図5は、本発明の半導体装置の第3の実施の形態を示す回路図である。

【0062】本形態は図5に示すように、入力信号を発 生させる入力信号源9と、電源13と、負荷14と、負 荷14への電流の供給を制御するパワーMOSFET1 2と、パワーMOSFET12の動作を制御する制御回 路17と、制御回路17の出力段に接続された第4のM OSFETであるNchMOSFET30と、NchMOS FET30の動作を制御する第2のスイッチとなる第5 のMOSFETであるPchMOSFET28と、PchM OSFET28と直列に接続された抵抗29と、入力信 号源9と制御回路17との間に接続されたPchMOSF ET27とから構成されており、制御回路17には、P chMOSFET27のソース端子とGND端子16との 間に並列に接続された抵抗1及び定電圧ダイオード2 と、抵抗4,5と、抵抗4,5によって分圧された電圧 値を比較するコンパレータ6と、コンパレータ6からの 出力がゲート端子に入力されるPchMOSFET7及び NchMOSFET8と、一方がPchMOSFET7及び NchMOSFET8のドレイン端子に接続され、他方が パワーMOSFET12のゲート端子に接続された抵抗 11とが設けられ、また、ベース端子がGND端子16 に接続され、エミッタ端子がPchMOSFET27のソ ース端子に接続され、コレクタ端子が出力端子15に接 続された寄生NPNトランジスタ24が存在している。 なお、NchMOSFET30においては、ゲート端子が 抵抗29を介してGND端子16に接続され、ソース端 子がGND端子16に接続され、ドレイン端子がPchM OSFET7及びNchMOSFET8のドレイン端子に 接続されており、PchMOSFET28においては、ゲ ート端子が入力端子3に接続され、ドレイン端子がNch MOSFET30のゲート端子に接続され、ソース端子がパワーMOSFET12のゲート端子に接続されている。

【 0 0 6 3 】以下に、上記のように構成された半導体装置の動作について説明する。

【0064】入力信号源9における電圧がGND端子16における電圧以下になると、PchMOSFET28がオン状態となり、それにより、NchMOSFET30がオン状態となる。

【0065】そして、パワーMOSFET12のゲート に蓄積された電荷は、抵抗11、NchMOSFET30 を通って放電する。

【0066】したがって、制御回路17は不安定な動作とはならず、オフ状態になるとともに、PchMOSFET27のゲート・ソース間電圧がほぼ零となるため、PchMOSFET27には電流が流れなくなる。

【 0 0 6 7 】そのため、入力信号源9から出力される信号が、ドライブ能力の少ない他の半導体装置等による場合でも、高速のターンオフ時間を確保することができる

【0068】なお、上述した実施の形態においては、NchパワーMOSFETを用いて寄生NPNトランジスタが存在する回路について説明したが、PchMOSFETを用いて寄生PNPトランジスタが存在する場合には、PchMOSFET18をNchMOSFET、NchMOSFET20をPchMOSFET、PchMOSFET27をNchMOSFET、PchMOSFET27をNchMOSFET、PchMOSFET28をNchMOSFET、NchMOSFET30をPchMOSFETとすることにより、同様の効果を上げることができる。

[0069]

【発明の効果】本発明は、以上説明したように構成されているので、以下に記載するような効果を奏する。

【0070】請求項1から3に記載のものにおいては、パワーMOSFETに蓄積された電荷が放電される際に、第1のスイッチの動作により第1のMOSFETがオン状態となり、それにより、寄生トランジスタのベース・エミッタ間が短絡される構成としたため、寄生トランジスタが動作することはなく、半導体装置の破損を防ぐことができる。

【0071】請求項4及び5に記載のものにおいては、第3のMOSFETのソース電圧が下がってゲート電圧との差がスレッショルド電圧となったときに第3のMOSFETがオフ状態となる構成としたため、寄生トランジスタのエミッタ電圧がベース電圧よりも低くなることはなく、寄生トランジスタが動作することはない。それにより、寄生トランジスタの動作により発生する半導体装置の破損を防ぐことができる。

【図面の簡単な説明】

【図1】本発明の半導体装置の第1の実施の形態を示す 回路図である。 【図2】図1に示した半導体装置の構造を示す断面図である。

【図3】本発明の半導体装置の第2の実施の形態を示す 回路図である。

【図4】図3に示した半導体装置の動作を説明するための図であり、(a)は入力端子における電圧値を示す図、(b)はPchMOSFETのソース電圧を示す図、(c)は出力端子における電圧値及び電流値を示す図である。

【図5】本発明の半導体装置の第3の実施の形態を示す 回路図である。

【図6】従来の半導体装置の一構成例を示す回路図である。

【図7】図6に示した半導体装置の構造を示す断面図である。

【図8】図6及び図7に示した半導体装置の動作を説明するための図であり、(a)は入力信号源9から出力される信号の電圧及び入力端子3における電圧値を示す図、(b)はコンパレータ6の出力電圧を示す図、

(c)はパワーMOSFET12のゲート電圧を示す 図、(d)は出力端子15における電圧値及び電流値を示す図である。

【図9】特開平5-58583号公報に開示された装置の概略を示すブロック図である。

【図10】「Reverse-Voltage Protection Methods for


CMOS Circuits」(IEEE JOURNALVo124, Feb. 1989) に開示された装置の概略を示すブロック図である。

【図11】図10に示した装置の構造を示す断面図である。


【符号の説明】

- 1,4,5,11,19,29 抵抗
- 2,25 定電圧ダイオード
- 3 入力端子
- 6 コンパレータ
- 7, 18, 27, 28, 34 PchMOSFET
- 8, 20, 30 NchMOSFET
- 9 入力信号源
- 10 電流制限抵抗
- 12 パワーMOSFET
- 13 電源
- 14 負荷
- 15 出力端子
- 16 GND端子
- 17 制御回路
- 21 N+基板
- 22 P-半導体層
- 23 N-半導体層
- 24 寄生NPNトランジスタ
- 26 ダイオード


【図1】




【図2】




【図3】







【図5】




【図6】





【図7】



【図8】

